



# ZRC SYSTEM BLOCK DIAGRAM

BOM Option Table


Reference	Description
IV@	for UMA only SKU
SW@	for Switchable Graphic only SKU




### GPU PWR CTRL Option 1 (Default: VDDR3 before VDDC)



### GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




### Thermal Follow Chart



### Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

6/21 add R586 for 3V CLK gen  
Un-stuff L54  
U31 Change P/N




IDT: AL003197000 (ICS9LRS3197AKLFT)  
Realtek: AL000875002 (RTM875N-632-VB-GRT)  
Silego: AL8SP585000 (SLG8SP585VTR)

REV: B Switch CLK\_BUF\_DREFSSCLK and CLK\_BUF\_PCIE\_3GPLL


REALTEK	AL000890000
SLG	AL000595000

### CPU\_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

### SMBus









### CLK Enable




**Quanta Computer Inc.**  
PROJECT : ZRC

Size	Document Number	Rev
	<b>Clock Generator</b>	1A
Date:	Wednesday, July 21, 2010	Sheet 3 of 46



ITS	DGG*9000005
SUY	DGG*9000016
POX	DGG*9000023




Channel A DQ[15,32,48,54], DM[5]  
 Requires minimum 12mils spacing  
 with all other signals, including data signals.


Channel B DQ[16,18,36,42,56,57,60,61,62]  
 Requires minimum 12mils spacing  
 with all other signals, including data signals.

CPU Core Power

ARD:48A  
CFD:52A



+VCC CORE










1.1V RAIL POWER  
CPU CORE SUPPLY





POWER  
CPU VIDS

SENSE LINES

VTT Rail Values are  
Auburndale VTT=1.05V  
Clarksfield VTT=1.1V




AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



NOTE:  
For Validating IMV9 VR R6451 should be STUFF  
and R2N1 NO\_STUFF

HFM\_VID : Max 1.4V  
LFM\_VID : Min 0.65V







GRAPHICS  
POWER

SENSE LINES  
GRAPHICS VIDS

DDR3 - 1.5V RAILS


I.1V

I.8V



AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

**Quanta Computer Inc.**  
PROJECT : ZRB  
Rev 1A  
Date: Thursday, July 22, 2010 ESheet 6 of 46



Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R110 $\sim$ 3.01K NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R102 $\sim$ 3.01K/F 4
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R109 $\sim$ 3.01K
The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.				CFG7 R103 $\sim$ 3.01K/F 4



**Quanta Computer Inc.**  
PROJECT : ZRB

Size Document Number  
**AUBURND4 4/4**


Date: Wednesday, July 21, 2010 Sheet 7 of 46 Rev 1A

0-ohm resistor place close to PCH



**IBEX PEAK-M (LVDS, DDI)**



**PCH Pull-high/low**




**System PWR\_OK**






### RTC Circuitry





**HDA\_SYNC (PCH strap pin)**  
 Internal weak pull-down  
 VCCVRM=>+1.8V (default)  
 external pull-up  
 VCCVRM=>+1.5V

### HDA Bus





### PCH SPI




Note:  
 SATA port2/3 may not be available on all PCH sku  
 (HM55 support 3 port only)

**PCH Strap Pin Configuration Table-1**


<b>INTVRMEN</b>	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC ○ R511 330K 6 PCH_INVRMEN
<b>SPI_MOSI</b>	TPM Functionality Disable	1 = Enabled 0 = Disable	+3V ○ R551 1K 4 SPI_SI_R
<b>SPKR</b>	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V ○ R538 1K 4 4SPKR
<b>HDA_DOCK_EN #/GPIO33</b>	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33 J1 1 2 'SHORT_PADI'
<b>GNT0#, GNT1#</b>	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	[10] PCL_GNT0# R156 1K 4 +3V [10] PCL_GNT1# R157 1K 4 +3V R158 1K 4
<b>GNT2#/GPIO53</b>	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	[10] PWM_SELECT# R182 1K 4
<b>GNT3#/GPIO55</b>	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	[10] PCL_GNT3# R462 10K 4
<b>NV_ALE</b>	IntelR Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable	1 = Enabled 0 = Disabled (Default)	[10] NV_ALE R213 1K 4 +1.8V
<b>NV_CLE</b>	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	[10] NV_CLE R216 1K 4 +1.8V
<b>GPIO8</b>	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	[11] RSV_GPIO8 R215 10K 4 +3V_S5 R214 1K 4
<b>GPIO15</b>	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	[11] CR_WAKE# R256 1K 4 +3V_S5
<b>GPIO27</b>	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	[11] PCH_GPIO27 R231 10K 4




GPU\_RST#





IBEX PEAK-M (GPIO, VSS\_NCTF, RSVD)



GPIO Pull-up/Pull-down




SV\_SET\_UP 1-X High = Strong (Default)



BOARD\_ID0 High = 15"  
 Low = 14"

SATA5GP / GPIO49 / TEMP\_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose


3.3 V. This rail should be powered up during S5 system state.  
 The reference voltage for this pin is not needed. The pin is disabled only 3.3-V connection is required.



VRM enable by strap pin GPIO27 which supply clean 1.05V for [VCCACLK, VCCAPLLEXP, VCCFDIPLL, VCCSATAPLL]

**HDA\_SYNC (PCH strap pin)**  
 Internal weak pull-down  
 VCCVRM=>+1.8V (default)  
 external pull-up  
 VCCVRM=>+1.5V


**IBEX PEAK-M (GND)**



**Quanta Computer Inc.**  
PROJECT : ZRB


Size	Document Number	Rev
	<b>IBEX PEAK-M 6/6</b>	1A
Date:	Wednesday, July 21, 2010	Sheet 13 of 46

LTK	DGMK4000087
SUY	DGMK4000073



PC2100 DDR3 SDRAM SO-DIMM (204P)



DDR3-DIMM1\_H=8.0\_Reverse




2.48A

PC2100 DDR3 SDRAM SO-DIMM (204P)



DDR3-DIMM1\_H=8.0\_Reverse





**Quanta Computer Inc.**  
PROJECT : ZRB

Size	Document Number	Rev
	<b>DDRIII SO-DIMM-0</b>	1A
Date:	Wednesday, July 21, 2010	Sheet 14 of 46



# GPU\_1(VGA)



Madison	AJ007720T02
Park	AJ077400T08

**Quanta Computer Inc.**  
PROJECT : ZRB

Size	Document Number	Rev
	<b>Capilano/Robson -PCIE I/F</b>	1A
Date:	Wednesday, July 21, 2010	Sheet 16 of 46

For M97, Broadway, Madison and Park PCIE\_VDDC is 1.0V




GPU\_2(VGA)

GPU Power-on sequence

- 1 => +VGPU\_CORE
- 2 => +VGPU\_IO
- 3 => +1V
- 4 => +1.5V\_GPU
- 5 => +3V\_D
- 6 => +1.8V\_GPU
- 7 => dGPU\_PWROK

1.8V GPIO

3.3V GPIO



SP@Caplano/Robson

Park M2-channel B used(S3 package use Channel A)

GPU\_3(VGA)









- [22] VMA\_DQ[63..0] VMA\_DQ[63..0]
- [22] VMA\_DM[7..0] VMA\_DM[7..0]
- [22] VMA\_RDQS[7..0] VMA\_RDQS[7..0]
- [22] VMA\_WDQS[7..0] VMA\_WDQS[7..0]

- [22] VMA\_MA[13..0] VMA\_MA[13..0]
- VMA\_BA0
- VMA\_BA1
- VMA\_BA2


- [22] VMA\_BA0
- [22] VMA\_BA1
- [22] VMA\_BA2

- [23] VMB\_DQ[63..0] VMB\_DQ[63..0]
- [23] VMB\_DM[7..0] VMB\_DM[7..0]
- [23] VMB\_RDQS[7..0] VMB\_RDQS[7..0]
- [23] VMB\_WDQS[7..0] VMB\_WDQS[7..0]

- [23] VMB\_MA[13..0] VMB\_MA[13..0]
- VMB\_BA0
- VMB\_BA1
- VMB\_BA2



GPU\_4(VGA)




**Pin different between Broadway and Madison**

Pin	Broadway	Madison
N27	VDDC	BIF_VDDC
AL31	TS_A	NC_TS_A
AL21	GND	PX_EN

PowerXpress control signal for Madison and Park only  
 If not used, can be disconnected.  
 PX\_EN = LOW, turn on  
 PX\_EN = HIGH, turn off  
 PX\_EN is used to turn ON/OFF some regulators for PowerXpress mode. An output high 3.3V will turn the regulators OFF. An output low 0V will turn the regulators ON. PX\_EN outputs low (0V) by default.  
 If this signal is unused, it can be NC (not connected) or connected to ground.

Pin AL21 to Ground for Broadway

# GPU\_5(VGA)




SP@Capilano/Robson

**Quanta Computer Inc.**  
PROJECT : ZRB

Size	Document Number	Rev
	<b>Capilano/Robson -PCIE I/F</b>	1A
Date:	Wednesday, July 21, 2010	Sheet 20 of 46


**PIN STRAPS(VGA)**



Size of the primary memory apertures	GPIO[13:11]
128 MB	000
256MB	001
64 MB	010
32 MB	011
More than 512 MB	Not Supported

CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0	
ROMIDCFG[2:0]	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	001	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

**Thermal Sensor(VGA)**




Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16

**DDR3 Memory Aperture size(GPU)**

DDR3 Memory size					
Vendor	Vendor P/N	STN B/S P/N	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1	0	0
	H5TQ2G63BFR-12C	AKD5MGGTW03 (128M*16)	1	0	1
Samsung			0	0	0
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500 (128m*16)	0	0	1
AMD			0	1	0
	23EY2387MA12-SZ	AKD5LGGT700	0	1	0



RAM\_STRAP2 SET DDR3 Vendor  
RAM\_STRAP[1:0] SET SIZE.

**Quanta Computer Inc.**  
PROJECT : ZRB

Size	Document Number	Rev
	Strip/Thermal	1A

Date: Wednesday, July 21, 2010 Sheet 21 of 46







# CRT Switch


# CRT

0\_ohm Resistor place close to Joint-Point




# LVDS


0\_ohm Resistor place close to Joint-Point




# LVDS



# LCD Power



# Backlight Control



# LVDS\_BRIGHT




# CCD-USB




CCD +3V-current budget 0.2A

# Lid Switch (Hall sensor)







### HDMI LEVEL SHIFTER




### HDMI-detect




### I2C




### Switchable Graphic HDMI source



### EMI




### HDMI connector



SUY	DFPHD19MR053
LTS	DFPHD19MR085

Giga-LAN BCM57780




Rev C: Add for LAN, near C720


REV : B Change to short pad

Don't route under Choke.

LAN POWER



EEPROM







EEPROM Strapping


EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0

# TRANSFORMER

SUY	DFTJ12FR109
AEC	DFTJ12FR135



REV : B Change to 0402 for ESD






**Quanta Computer Inc.**  
PROJECT : ZRB

Size	Document Number	Rev
	<b>LAN Transformer and RJ45</b>	1A
Date:	Thursday, July 22, 2010	Sheet 27 of 46

# MINI-CARD WLAN(MPC)


+3.3V: 1000mA  
 +3.3Vaux: 330mA  
 +1.5V: 500mA

PTI	DFHS52FR028
LTS	DFHS52FR038




<b>Quanta Computer Inc.</b> PROJECT : ZRB		Rev 1A
<b>MINI PCI-E card/TV</b>		Sheet 28 of 46
Date:	Friday, July 23, 2010	


### MAIN SATA HDD



### EE RETURN-PATH CAPACITORS



### ODD (SATA)








SUY	DFHS22FR214
AOP	DFHS22FR232
AEC	DFHS22FR216

AOP	DFHS13FR011
OTK	DFHS13FR010


**Quanta Computer Inc.**

**PROJECT : ZRB**


Size	Document Number	Rev
	<b>SATA-HDD/ODD/RETURN-PATH</b>	1A
Date:	Wednesday, July 21, 2010	Sheet 29 of 46





MIC




Internal Speaker



HP/SPDIF



De-pop noise




**Quanta Computer Inc.**  
**PROJECT : ZRB**  
**AMP /AUDIO JACK CONN**

Size	Document Number	Rev
		1A
Date:	Wednesday, July 21, 2010	Sheet 31 of 46

# CARD READER Controller





## 2 IN 1 CARD READER (SD/MMC)




	<b>PROJECT : ZQ5</b> Quanta Computer Inc.	
	Size <b>AU6433 CardReader</b>	Document Number <b>AU6433 CardReader</b>
Date: Wednesday, July 21, 2010		Sheet 32 of 43




# LED




 <b>Quanta Computer Inc.</b> PROJECT : ZRB		Size	Document Number	Rev
				1A
Date: Monday, July 26, 2010		Sheet 33 of 46		

### USB



FOX	DFHS04FR201
SUY	DFHD04MR096


### BLUETOOTH CONNECTOR




ACS	DFWF05MR027
SCY	DFWF05MR012


REV : B Change to short & Del L55

### USB/B




 <b>Quanta Computer Inc.</b> PROJECT : ZRC		Rev 1A
Date: Friday, July 23, 2010		Sheet 34 of 46



K/B



CPU FAN




TOUCHPAD & Switch CONN.




**Quanta Computer Inc.**  
**PROJECT : ZRB**

Size	Document Number	Rev
	<b>KB/FAN/TP+FP</b>	1A
Date:	Friday, July 23, 2010	Sheet 35 of 46


**EC(KBC)**




**I/O ADDRESS SETTING(KBC)**




**SM BUS PU(KBC)**



**SPI FLASH(KBC)**




**HWPG(KBC)**




**SM BUS ARRANGEMENT TABLE**


SM Bus	Function
SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	GPU-I2C
SM Bus 4	N/A

**POWER-ON Switch(KBC)**




**INTERNAL KEYBOARD STRIP SET(KBC)**







ISL88731 thermal pad tie to Pin12

 <b>Quanta Computer Inc.</b> PROJECT : ZRB		Rev
		1A
Size	Document Number	Sheet 37 of 46
	Charger(ISL88731A)	
Date:	Friday, July 23, 2010	

Add ESD diode base on EC FAE suggestion




**Quanta Computer Inc.**  
**PROJECT : ZRB**

Size	Document Number	Rev
	<b>SYSTEM 5V/3V (RT8206)</b>	1A

Date: Friday, July 23, 2010 Sheet 38 of 46

VID 1.2875V




**+VCC\_CORE**  
 Continue current:36A  
 Peak current:48A  
 OCP minimum 55A  
 Loadline=1.9mV/A (IMVP 6.5)  
 Rilm=1.69K

Peak :40A ; OCP:53A (1.69K/F\_4)  
 Peak :48A ; OCP:55A (1.74K/F\_4)

**Quanta Computer Inc.**  
 PROJECT : ZRB

Size	Document Number	Rev
	<b>+VCC_CORE ADP3212</b>	1A
Date:	Friday, July 23, 2010	Sheet 39 of 46

[ PWM ]



760mil  
OCP: 23A  
19A  
+1.05V

$TON = 3.85p \cdot RTON \cdot Vout / (Vin - 0.5)$


$Frequency = Vout / (Vin \cdot TON)$

$TON = 3.85p \cdot 1M \cdot 1 / (Vin - 0.5)$

$Frequency = 1 / (0.0036767) = 272K$


AO1718  $R_{dson} = 3 \sim 4.3m\Omega$   
 $L(\text{ripple current}) = (19 - 1.05) \cdot 1.05 / (0.56 \cdot 272k \cdot 19) \sim 6.512A$

$RILIM = 2.15m\Omega \cdot 23 - 3.256 / 20\mu A = 2.122K\Omega$   
 $I(\text{choke})_{peak} = 29.512A$


 <b>Quanta Computer Inc.</b> PROJECT : ZRB		Size
		Document Number <b>+VTT (UP6111A)</b>
Date:	Wednesday, July 21, 2010	Rev 1A
Sheet	40	of 46



[PWM]



	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



OCP:14.1A  
 Ri=2.87K  
 Change Ri can adjust OCP point  
 LL=7.08mv/A  
 Rdroop=4.99K  
 Change Rdroop can adjust loadline

660mil  
 OCP:22A  
 16.5A

DCR=1.6~1.8mohm  
 Load Line=7mV/A  
 1.6m\*0.6168=0.986m  
 0.986m/.49K=396p  
 392p\*2\*8.87K=7.03m  
 OCP  
 20u/2\*2.49K=24.9m  
 24.9m/0.6168=40.3m  
 40.3m/1.6m=25.2A

DCR= 1.6 ~1.8 mohm

Close to Phase Inductor

Ri

Close to Pin9 and Pin10


Parallel

**Quanta Computer Inc.**  
 PROJECT : ZQ9

Size	Document Number	Rev
	+VCGFX_AXG (ISL62881)	1A

Date: Wednesday, July 21, 2010 Sheet: 42 of 9



1. Level 1 Environment-related Substances should NEVER be used.  
 2. Purchase Ink, paper, wire leads, and holding resins only from the business partners that Sony approves as green partners.








1050mH  
OCP=35A  
26.25A

Frequency(PR220=200K) 300K



AMD Park VID Table		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V








**Thermal protection**



For EC control thermal protection (output 3.3V)

 <b>Quanta Computer Inc.</b> PROJECT : ZRB		Rev
		1A
Size	Document Number	Date: Wednesday, July 21, 2010
		Sheet 45 of 46

