



F5Z REV 2.0 BLOCK DIAGRAM



DDR2
400-800

Page 7 - 9

Page 3 - 6



HT 3.0
2.6GHZ



Page 71



Page 45



Page 46



Page 55



Page 53



Page 33 - 34



Page 43

PCI-E

AMD
RS780M

Page 10 - 18



PCI-E
X4

PCI
33MHz



Page 73 - 74



Page 74



Page 75



Page 44

LPC
33MHz



Page 30 - 31



Page 30

071113



Page 62

Page 20 - 28

SATA



Page 51




Page 51



Page 76

USB



Page 45



Page 61



Page 77

Azalia



Page 36



Page 37



Page 38



Page 35



Page 29




Page 50



Page


<Variant Name>

ASUS		Title : BLOCK DIAGRAM	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Date	Rev
Custom	F5Z	Monday, May 19, 2008	2.0
Sheet 1 of 94			




12G011306384 071113

Do not cross plane.



Place close to socket

* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side




place close to RPROCESSOR within 1.5 inch

place close to RPROCESSOR within 1.5 inch





Processor Memory Interface



To SODIMM socket 1







To SODIMM socket 0



071203 change U0401 P/N for NB footprint

















ASUS Title : Griffin DDR2 MEM I/F
 ASUSTek Computer, INC Engineer: <OrgAdd1>
 Size: Custom Project Name: F5Z Rev: 1.0
 Date: Monday, May 19, 2008 Sheet: 4 of 94











LAYOUT: ROUTE VDDA TRACE APPROX.
50 MILS WIDE (USE 2x25 MIL TRACES TO
EXIT BALL FIELD) AND 500 MILS LONG.

keep trace from resistor to CPU within 0.6"
keep trace from caps to CPU within 1.2"





To Vcore D/D
SVC/SVD pin







080220
SWAP
MEM_MA_DATA[0..63] 4



PN:12G025122006 modify 05/24



080221
SWAP



071207
modify DQS,DQS#,DM 4-7




PN:12G025122000

ASUS
ASUSTeK COMPUTER INC
Title : DDR2 SO-DIMM
Engineer:
Size: Custom Project Name: P5Z Rev: 1.0
Date: Monday, May 19, 2008 Sheet 8 of 94





071207


071121





071211



Signal	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			







STRP_DATA	0	1
VCC_NB	1.0V	1.1V

071219
For layout impedance setting

071219
Del test point

071207

071121
AN_RS780D1
Two-Step Voltage Control

071126

071212
change footprint

071212
1% change P/N




071218
for measurement near U1001

071204
DEL serial R

?? for external graphic

have via for measurement

071122
change backlight enable
pin from LVDS_ENA_BL to
LVDS_BLON



071218

AMD Qualified

16Mx16 Hynix HY5PS561621AFP-25 asus P/N: 03G151236214

32Mx16 Qimonda HYB18T512161B2F-25 asus P/N: 03G15133F211

64Mx16 Samsung K4N1G164QQ-HC25 asus P/N -

DFT_GPI01: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS780:SUS_STAT

STRAP_DEBUG_BUS_PCIE_ENABLE



Enables the Test Debug Bus using PCIE bus:
 1 : Disable (Can still be enabled using nbcfg register access)
 0 : Enable



RS780: configurable thru register setting only


RS740/RS780: Enables Side port memory


RS780:HSYNC#

Selects if Memory SIDE PORT is available or not
 1 = Memory Side port Not available
 0 = Memory Side port available
 Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]


















USB5->USB PORT
 USB [3:0] ->USB PORT
 USB 4 -> NEW CARD
 USB 6 -> CAMERA
 USB 12 -> BT Module
 USB 9-> TV CARD
 USB 8-> finger print






071119
change P/N





071119
add TP




071114
071120 modify net name
071119

M51/X71 NO USE






NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK




REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FW ROM	


WITH A12 SB700, STRAP PIN FOR MEM BOOT AND EC ENABLE SWAPED.
I.E. LPC_CLK0 FOR EC ENABLE, AZ_RST# FOR MEM BOOT ENABLE.




071206
AMD review







Modify to NC















SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock



Change from 489 to 479






For Battery


Note: When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.

In Page 60


R1.1




For Switch




Touch-Pad (F7se)



Keyboard Connector (F7se)




For Thermal Control Method




ALL Follow Design IP

071119 Add net name




Add net name

VCTRL12





Add DSM function

Reserved DSM Function



071130

Add R3318



To Transformer




To SB




From SB


071217 Base on Design IP



071121 close to LAN CHIP To SB



071129 Correct net name




From Clock Gen.









From SB

25MHz Crystal




<Variant Name>



071130
Co-lay for Layout rule

071130
Co-lay for Layout rule

MDC




<Variant Name>






ASUS		Title : LAN-MDC
ASUSTeK COMPUTER INC		Engineer: Richard Lu
Size Custom	Project Name F5Z	Rev 1.0
Date: Monday, May 19, 2008		Sheet 35 of 94

ALC663	Mount	R3614,R3674,R3675,RX3612,RX3613,R3618,R3613,R3612,C3629,C3608
	NO Mount	R3672,R3673,R3631,R3632,R3608


AUDIO POWER



CODEC:ALC662 / ALC663





AMP POWER




SAIN0	GAIN1	Av (dB)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

SPEAKER AMP




MUTE CONTROL



TYPE	LINE_OUT	S/PDIF_OUT	NC
LINE2_JD_D	L	H	H
JACK_SW#	L	L	H

EAPD keep low(mute) to solve the pop noise that from MIC BIAS via CODEC A-A path while S3/S4 resume for ALC660-D. Base on pop noise by each model.if your model do not care the A-A path pop-noise, you can not mount D3711,Q3755,but mount R3764 and R3765




For ALC663 Cap-less




Cap-less with pop-noise, RX3612, R3X613 mount 0 Ohm, mount R3777,R3778. no mount CE3751,CE3752,R3758,R3759, R3756, R3757

For ALC663 Cap-less,mount R3775,R3776,RX3612,RX3613




INTERNAL MICROPHONE


If EAPD available(fix MIC bias switching "POP" noise):
 Replace R3801,R3802 by one 4.7K ohm resistor.
 DNI C3801.




EXTERNAL MICROPHONE




Reserved the external MIC bias(T filter).






!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V







071120
 change cap to 0 ohm
 From SB


080225 080225 close to connect



NewCard Ejecter





Block A



For PCMCIA Debug Card


If support NewCard Debug Card,
Pls don't mount all components.



If don't support NewCard Debug Card, Pls do
(a) DNI all components of block A
(b) Mount Block C (RN4402,R4403)


LCD Backlight Control

LCD Power




Cable Requirement:
 Impedance: 100 ohm +/- 10%
 Length Mismatch <= 10 mils
 Twisted Pair(Not Ribbon)
 Maximum Length <= 16"

LCD LVDS Interface



INVERTER Interface


BIOS
 BACK_OFF#:When user push "Fn+F7"
 button, BIOS active this pin to
 turn off back light.




Modify for DesignIP


INVERTER
 Interface/Spaker CONN.

Delete LID_SW SCH







EMI REQUEST







PLACE ESD Diodes near
VGA port



Thermal Sensor




080408 Close to DNX FOR G786

Route H_THERMDA and H_THERMDC on the same layer

- OTHER SIGNALS
- 15 mils
- =====GND
- 10 mils
- =====H_THERMDA(10 mils)
- 10 mils
- =====H_THERMDC(10 mils)
- 10 mils
- =====GND
- 15 mils
- OTHER SIGNALS


Avoid FSB,Power

DC FAN Control




SATA HDD

071212
change 0.01uF P/N

















ODD





071119 change common
choke and R P/N




Change all MOS with ESD part




<Variant Name>

ASUS		Title : USB CONN	
ASUSTek COMPUTER INC		Engineer: Richard Lu	
Size	Project Name	Rev	
Custom	F5Z	1.0	
Date: Monday, May 19, 2008		Sheet 52 of 94	






H = 5.2mm
FOR TV TUNER
(UWB OPTION)




H = 3.0mm

ME P/N : 14G152075000




LED


For POWER LED




BATTERY LED




Num Lock




Cap Lock




SATA/IDE LED




WireLess LED



BT LED






Scroll Lock



Change all LED for 5mA

delete D5601
071127




Change all MOS with ESD part

F5Z SWITCH CIRCUIT


Move SW from P32 to P56

Add SHUT Down SCH


Power SW.




Marathon SW.





SHUT_DOWN#



P/N: 12G091030050




Change net name



Change all MOS with ESD part


Change net name

Change net name



BATTERY



071120 cahnge PL->L,PT->T,PC->C





071205
Change BAT CON P/N

Reference To M51

071203 change footprint




Without Battery & Pull out Adapter



Add for AC Adapter protect



DC JACK-IN




PN: 12G14530103E

071218
Delete GND_DC , Bead
,and Test Point


For Bluetooth





Change all MOS with ESD part




For Side SW




For TPM Module








FOR SCREW HOLE









FOR CPU



FOR VGA







HDMI



<Variant Name>

ASUS		Title : HDMI CON
ASUSTeK COMPUTER INC		Engineer:
Size Custom	Project Name F5Z	Rev 1.0
Date: Monday, May 19, 2008		Sheet 71 of 94











080408 Add r7407 and c7415 for EMI

<Variant Name>

		ASUSTeK COMPUTER INC	Engineer: *
Size	Project Name	Rev	
Custom	F5Z	1.0	
Date: Monday, May 19, 2008		Sheet	74 of 94




080131

CARD_READER_36P


<Variant Name>

eSATA Connector



<Variant Name>

ASUS		Title : *
ASUSTeK COMPUTER INC		Engineer:
Size Custom	Project Name F5Z	Rev 1.0
Date: Monday, May 19, 2008		Sheet 76 of 94



<Variant Name>

ASUS		Title : *	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F5Z	1.0	
Date: Monday, May 19, 2008		Sheet 77 of 94	

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V Pre_metal	X	X


VFIXEN VID Codes

SVC	SVD	Output	Pre_metal
0	0	1.4	1.1
0	1	1.2	1.0
1	0	1.0	0.9
1	1	0.8	0.8

Design Current : 4A
Maximum current : 4.4A

OCp point Typ : 4.6A

+CPU_VDDNB +CPU_VDDNB_O



Design Current : 14.4A
Maximum current : 18A

OCp point Typ.: 21.6A


+CPU_VDDO

Design Current : 14.4A
Maximum current : 18A

OCp point Typ.: 21.6A

+CPU_VDD1

ASUS Title : POWER_VCORE
 Engineer:
 Size Project Name
 Custom F5Z
 Date: Monday, May 19, 2008 Sheet 80 of 94
 Rev 1.0



* Rocset = Ioc * DRC / 10uA

+1.2V0: ROCSET = R8213 ; R8215 = R8213=10KOhm; OCP>7.5A

+1.8V0: ROCSET = R8212 ; R8212 =R8211 =4.7KOhm ; OCP>14A

* VREF = 0.6V+-1%

+1.2V0 = VREF * (R8206 + R8214) / R8214 =1.2V+-2%


+1.8V0 = VREF * (R8207 + R8210) / R8207=1.806V+-2.38% (1.764-1.849)

* Fsw = 1 / K / Rfset ; K = 1.5 * 10e-10


+1.2V0: Rfset =R8204; Fsw=366KHz

+1.8V0: Rfset =R8202; Fsw=300KHz


* Pin 29 connect to GND with 5 Via independent, isolate Pin17 and Pin18




SKIP# = VDD , forced PWM mode
 SKIP# = OPEN ,ultrasonic mode
 SKIP# = GND , pulse skipping mode



STRP_DATA	1	0
VCC_NB	1.0V	1.1V
Typical	1.004V	1.107V
Tolerance	1.99%	1.9%



POWER PATH & BAT_LEARN



AC_IN Threshold 2.048Vmax A/D_DOCK_IN
 > 17.44V active
 Adapter In(max) = $(0.075V/Rsense(ADin)) * [VCLS/VREF]$
 $Rsense(ADin) = 0.010\Omega$
 $VCLS = 2.5341V$
 $\Rightarrow In(max) = 4.5A$
 $\Rightarrow Constant Power = 19 * 4.5 = 85.5W$
 $\Rightarrow R8805 = 20K, R8819 = 30K$
 Charge Current $I_{chg} = [(0.075V/Rsense(CHG)) * [VICTL/3.6V]]$
 $Rsense(CHG) = 0.025\Omega$
 $VICTL = 3V \Rightarrow I_{chg} = 2.5A$
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$
 $V_{batt} = Cell * [Vref - (VICTL - 1.8V) / 9.52]$
 $V_{batt} = 1.588V \Rightarrow V_{batt} = 4.2V$
 Mode pin : $V_{mode} > 2.5V$ (try to LDO pin) \rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > V_{mode}$ (try to GND) \rightarrow Learning mode
 $VICTL < 0.8V$ or $DCIN < 7V \rightarrow$ Charger Disable
 Precharge current = 150mA


AC_BAT_SYS_INV to Inverter connect,
 Power trace = 60mil(min),
 Put JP8805 close to Q8800

Change MLCC size from 1210 to 1206


Change MLCC size from 1210 to 1206

4S: Mount R8808 only
 3S: Unmount all components
 3S/4S: Unmount R8808, and mount others


BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF




U9000 Main source change to 06G006002414 (tolerance:1%),
 Add second source 06G006002610 (tolerance:1%),
 06G006002412 (tolerance:0.2%) and
 06G006002020 (tolerance:0.2%)

SUSC#_PWR POWER




2/19 Change

SUSB#_PWR POWER




1/25 E/E request Delay start time

2/19 Change




1/25Follow F5Z

POWER GOOD DETECTOR




AC_BAT_SYS	AC_BAT_SYS	60,80,81,82,83,88
BAT	BAT	60,88
BAT_CON	BAT_CON	60,88
+2.5VREF	+2.5VREF	82,84,88,90
+3VA	+3VA	20,30,45,56,57,61,62,81
+5VAO	+5VAO	81,84,90
+5VO	+5VO	81,82,88,90,91
+5VSUS	+5VSUS	81
+5V	+5V	44,45,52,57,91
+5VS	+5VS	23,30,31,36,37,46,50,51,57,71,80,83,91
+3VO	+3VO	56,81,91,92
+3VSUS	+3VSUS	4,20,21,22,23,24,30,33,35,37,43,53,56,80,81
+3V	+3V	30,35,44,45,53,55,57,61,62,83,91
+3VS	+3VS	5,7,8,12,13,14,21,22,23,24,29,30,31,33,36,37,43,45,46,50,51,53,55,56,57,61,62,71,73,74,75,77,80,84,91,92
+12VSUS	+12VSUS	81,84,91
+12V	+12V	37,57,75,91
+12VS	+12VS	30,45,57,71,91
+1.8VO	+1.8VO	82,84,91
+1.8V	+1.8V	4,5,6,7,8,9,57,82
+1.8VS	+1.8VS	5,12,13,14,21,57,91
+0.9V	+0.9V	4,6,9,57,82
+0.9VO	+0.9VO	82
+2.5V_CPU_VDDA	+2.5V_CPU_VDDA	5,57,84
+1.5VS	+1.5VS	43,53,55,57,84
+1.5VO	+1.5VO	84
+1.1VO	+1.1VO	84
+1.1V_NB	+1.1V_NB	12,14,57,84
+1.2VO	+1.2VO	82,84,91
+1.2VSUS	+1.2VSUS	23,82
+1.2V_CPU_NB_SB	+1.2V_CPU_NB_SB	3,14,20,22,23,57,91
+VCC_NB_O	+VCC_NB_O	83
+VCC_NB	+VCC_NB	14,57,83
+CPU_VDD0	+CPU_VDD0	6,57,80
+CPU_VDD1	+CPU_VDD1	6,57,80
+CPU_VDDNB_O	+CPU_VDDNB_O	80
+CPU_VDDNB	+CPU_VDDNB	6,57,80

FOR POWER TEST



ASUS		Title : POWER_SIGNAL	
<OrgName>		Engineer:	
Size	Project Name		Rev
B	F5Z		1.0
Date: Monday, May 19, 2008		Sheet	93 of 94



CPU_VDD0~CPU_VID5,
CPU_PSI#,
CPU_VDD_FB,
CPU_VDD_FB#